

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/791,006		03/02/2004	John T. Moore	4305.2US (99-1251.02/US)	1271	
24247	7590	06/05/2006		EXAMI	NER	
TRASK BI P.O. BOX 2			TRINH, MICH	TRINH, MICHAEL MANH		
SALT LAK		JT 84110	ART UNIT	PAPER NUMBER		
				2822		

DATE MAILED: 06/05/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

				Y_			
<u>-</u>		Application No.	Applicant(s)				
Office Action Summary		10/791,006	MOORE ET AL.				
		Examiner	Art Unit				
		Michael Trinh	2822				
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the	correspondence addre	·ss			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DON'S IN THE MAILING DON'S IN THE MAILING DON'S IN THE MONTHS from the mailing date of this communication. Depend for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. mely filed the mailing date of this comm ED (35 U.S.C. § 133).				
Status	,						
1)	Responsive to communication(s) filed on 27 M	arch 2006					
		action is non-final.					
=	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under E	•					
Dispositi	ion of Claims						
·	Claim(s) 1-40 is/are pending in the application.						
	4a) Of the above claim(s) is/are withdraw						
	Claim(s) is/are allowed.						
·	Claim(s) <u>1-40</u> is/are rejected.						
	Claim(s) is/are objected to.						
8)□	Claim(s) are subject to restriction and/o	r election requirement.					
Applicati	ion Papers						
9)□	The specification is objected to by the Examine	r					
	The drawing(s) filed on is/are: a) ☐ acce		Examiner.				
,	Applicant may not request that any objection to the						
	Replacement drawing sheet(s) including the correct	•	` '	1.121(d).			
11)	The oath or declaration is objected to by the Ex						
riority ι	ınder 35 U.S.C. § 119						
	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority documents Acknowledgment is made of a claim for foreign	s have been received. s have been received in Applicat ity documents have been receive	ion No	ige			
* S	application from the International Bureau See the attached detailed Office action for a list	• • • •	ed.				
ttachmen	t(s)						
	e of References Cited (PTO-892)	4) Interview Summary					
) 🔲 Inforr	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	Paper No(s)/Mail D. 5) Notice of Informal F 6) Other:	ate Patent Application (PTO-15	2)			

Art Unit: 2822

DETAILED ACTION

*** This office action is in response to Applicant's amendment filed on March 17, 2005. Claims 1-40 are pending.

*** The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claim Rejections - 35 USC § 103

1. Claims 1-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aronowitz et al (6,033,998) taken with Mukhopadhyay (6,399,448) and Barsan (5,942,780).

Aronowitz teaches a method for hardening at least a portion of a gate oxide layer on a silicon substrate comprising at least the steps of: forming an oxide layer 206a/206b over the substrate 202; forming a resist layer (Fig 2D) over at least a portion of the oxide layer; patterning the resist layer to create at least at least one exposed area of the oxide layer 206b (Fig 2D; col 5, line 45 through col 7); hardening the at least one exposed area of the oxide layer using a remote plasma nitrogen hardening (RPN) treatment to create at least one hardened area within the oxide layer and at least one non-hardened area within the oxide layer (col 5, line 67 through col 6; Fig 2D), at a temperature of about 60°C (col 6, lines 40-52); and thermally growing at least a portion of the at least non-harden area with the oxide layer using a thermal oxidation process to form at least one thick area within the oxide layer (col 6, lines 61-67; Fig 2F), wherein a CMOS device of an integrated circuit including N-channel and P-channel devices (col 2, lines 60-63; lines 8-10). Re further claims 24,4,10,17,30,37,1 wherein, hardening the at least one exposed area of the oxide layer uses a remote plasma nitrogen hardening (RPN) treatment to create at least one hardened area within the oxide layer and at least one non-hardened area (col 6, lines 1-50). Re further claims 26,6,12,19,26,32,39, wherein the oxide layer 206 has a thickness of 25 angstroms (col 5, lines 58-65).

Aronowitz lacks patterning a second resist pattern and hardening the second exposed area of the oxide layer, as recited in claim 21 and other independent claims.

However, Mukhopadhyay teaches forming resist layers and patterning to form a first resist pattern 24 (Fig 1) and a second resist pattern 34 (Fig 2) over a portion of the oxide layer to exposed a first area of the oxide layer 12 (Fig 1) and a second area of the oxide layer 12 (Fig 2),

Art Unit: 2822

and hardening the first exposed area of the oxide layer 12 (Fig 1), and hardening the second exposed area of the oxide layer 12 (Fig 2; col 4, line 8-67), wherein a plurality of areas are exposed and a plurality of thick oxide and thinner oxides 32,42,22 are formed on the substrate (Fig 4; col 5). Additionally, Barsan teaches forming resist layers and patterning to form a first resist pattern 75 (Fig 4a) and a second resist pattern 4b (Fig 4b; col 8, line 64 through col 9) over a portion of the oxide layer 71 to exposed a first area of the oxide layer (Fig 4a) and a second area of the oxide layer (Fig 4b), and hardening the first exposed area of the oxide layer and hardening the second exposed area of the oxide layer by nitrogen implantation, wherein a plurality of areas are exposed and a plurality of thick oxide and thinner oxides 27,47,55 are formed on the substrate (Fig 4d).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the thick and thin oxide layer of Aronowitz by forming a second resist pattern and hardening the second exposed area of the oxide layer, as taught by Mukhopadhyay and Barsan. This is because of the desirability to form an oxide layer having a plurality of first thick oxide, a second thinner oxide layer 42, and a third thinner oxide layer 22 on the semiconductor substrate (Fig 4) so that a plurality of transistors having high voltage and low voltages can be formed of the same substrate at the same time.

Re further claims 5,11,18,25,31,38, Aronowitz teaches (at col 6, lines 5-60) the plasma nitrogen hardening is performed at a temperature of about 60°C (col 6, lines 40-52; and col 7, lines 35-50), a power of 200 W, for a period of time of 120 seconds so as a desired thickness of the oxide layer can be formed. Therefore, the subject matter as a whole would have been obvious to one or ordinary skill in the art at the time the invention was made to select the portion of the prior art's range of parameters, as taught by Aronowitz, and in the semiconductor art, because it has been held to be obvious to select a value in a known range by optimization for the best results, and would be an unpatentable modification, where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation". *In Re Aller* 104 USPQ 233,255 (CCPA 1955); *In re Waite* 77 USPQ 586 (CCPA 1948); *In Re Swanson* 56 USPQ 372 (CCPA 1942); *In Re Sola* 25 USPQ 433 (CCPA 1935); and *In Re Dreyfus* 24 USPQ 52 (CCPA 1934). Re further claim 35, wherein

Application/Control Number: 10/791,006 Page 4

Art Unit: 2822

using these high speed and low power consumption transistors to form a dynamic random access memory device would have been obvious to one of ordinary skill in the art.

Response to Amendment

** Applicants' remarks filed March 17, 2006 with respect to pending claims have been considered but are moot in view of the new ground(s) of rejection.

Aronowitz et al, as a primary reference, already teach hardening treatment by using a plasma nitrogen, wherein a temperature is about 60°C for nitrogen plasma treatment, which temperature is approximately less than 90°C as claimed.

Under 35 USC 103 rejection, in combination of the references, the secondary references including Mukhopadhyay and Barsan prima facie teach the use of a second resist layer in addition to the use of the first resist layer because of the desirability to form the oxide layer having a plurality of oxide regions having different thicknesses on the same semiconductor substrate, namely, a first thick oxide, a second thinner oxide layer, and a third thinner oxide layer. By doing that, a plurality of transistors having high voltage and low voltages can be formed on the same semiconductor substrate at the same time.

The rejection is outstanding and maintained.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael M. Trinh whose telephone number is (571) 272-1847. The examiner can normally be reached on M-F: 9:00 Am to 5:30 Pm.

Art Unit: 2822

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on (571) 272-2429. The central fax phone number is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). Oacs-1,5,6,102

Michael Tribi